Non-volatile semiconductor memory device with thin insulation layer below erase gate

Granted: Oct 7, 1997 Filed: Oct 24, 1995

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.