Capacitance elimination circuit which provides current to a node in a circuit to eliminate the effect of parasitic capacitance at the node

Granted: Apr 7, 1998 Filed: Dec 20, 1995

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.