Method for cmos latch-up improvement by mev billi (buried implanted layer for laternal isolation) plus buried layer implantation

Granted: Oct 13, 1998 Filed: Mar 19, 1997

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.