IP Library › Granted Patent US 5,834,966
Granted Patent Utility
US 5,834,966 · App. 08/770,548

Integrated circuit sensing and digitally biasing the threshold voltage of transistors and related methods

Inventors: Jason Siucheong So, Tsiu C. Chan
Patented Case View Patent ↗
Granted: Nov 10, 1998 Filed: Dec 8, 1996
Inventors
Jason Siucheong So
Tsiu C. Chan
Assignee (at issue)
STMICROELECTRONICS, INC.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,834,966
App. No.
08/770,548
Filed
1996-12-08
Granted
1998-11-10
Kind
A