IP Library › Granted Patent US 5,852,581
Granted Patent Utility
US 5,852,581 · App. 08/663,515

Method of stress testing memory integrated circuits

Inventors: Ray Beffa, Leland R. Nevill, Warren M. Farnworth, Eugene H. Cloud, William K. Waller
Patented Case View Patent ↗
Granted: Dec 22, 1998 Filed: Jun 13, 1996
Inventors
Ray Beffa
Leland R. Nevill
Warren M. Farnworth
Eugene H. Cloud
William K. Waller
Assignee (at issue)
Micron Technology, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,852,581
App. No.
08/663,515
Filed
1996-06-13
Granted
1998-12-22
Kind
A