Multiple transistor dynamic random access memory array architecture with simultaneous refresh of multiple memory cells during a read operation

Granted: Mar 9, 1999 Filed: May 15, 1997

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.