IP Library Granted Patent US 5,933,710
Granted Patent Utility
US 5,933,710 · App. 08/910,608

Method of providing electrical connection between an integrated circuit die and a printed circuit board

Inventors: Chok J. Chia, Patrick Variot
Patented Case View Patent ↗
Granted: Aug 3, 1999 Filed: Aug 13, 1997
Inventors
Chok J. Chia
Patrick Variot
Assignee (at issue)
LSI Logic Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,933,710
App. No.
08/910,608
Filed
1997-08-13
Granted
1999-08-03
Kind
A