Semiconductor memory having hierarchical bit line architecture with non-uniform local bit lines

Granted: Oct 12, 1999 Filed: Sep 30, 1997

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.