Semiconductor memory device having capacitor-over-bitline cell with multiple cylindrical storage electrode offset from node contact and process of fabrication thereof

Granted: Feb 29, 2000 Filed: Nov 14, 1997

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.