IP Library Granted Patent US 6,049,851
Granted Patent Utility
US 6,049,851 · App. 08/196,618

Method and apparatus for checking cache coherency in a computer architecture

Inventors: William R. Bryg, Kenneth K. Chan, Eric Delano, John F. Shelton
Patented Case View Patent ↗
Granted: Apr 11, 2000 Filed: Feb 14, 1994
Inventors
William R. Bryg
Kenneth K. Chan
Eric Delano
John F. Shelton
Assignee (at issue)
Hewlett-Packard Company, L.P.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,049,851
App. No.
08/196,618
Filed
1994-02-14
Granted
2000-04-11
Kind
A