Single stage FIFO memory with a circuit enabling memory to be read from and written to during a single cycle from a single clock

Granted: Apr 25, 2000 Filed: Dec 19, 1997

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.