IP Library › Granted Patent US 6,069,046
Granted Patent Utility
US 6,069,046 · App. 08/979,282

Transistor fabrication employing implantation of dopant into junctions without subjecting sidewall surfaces of a gate conductor to ion bombardment

Inventors: Mark I. Gardner, Daniel Kadosh, Michael Duane
Patented Case View Patent ↗
Granted: May 30, 2000 Filed: Nov 26, 1997
Inventors
Mark I. Gardner
Daniel Kadosh
Michael Duane
Assignee (at issue)
Advanced Micro Devices, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,069,046
App. No.
08/979,282
Filed
1997-11-26
Granted
2000-05-30
Kind
A