IP Library Granted Patent US 6,157,207
Granted Patent Utility
US 6,157,207 · App. 09/076,367

Protection of logic modules in a field programmable gate array during antifuse programming

Inventors: David D. Eaton, Sudarshan Varshney, Paige A. Kolze
Patented Case View Patent ↗
Granted: Dec 5, 2000 Filed: May 11, 1998
Inventors
David D. Eaton
Sudarshan Varshney
Paige A. Kolze
Assignee (at issue)
QuickLogic Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,157,207
App. No.
09/076,367
Filed
1998-05-11
Granted
2000-12-05
Kind
A