Full CMOS SRAM cell comprising Vcc and Vss buses on both sides of each of complementary data lines on a single level

Granted: Dec 12, 2000 Filed: Jul 11, 1997

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.