IP Library › Granted Patent US 6,167,508
Granted Patent Utility
US 6,167,508 · App. 09/088,818

Register scoreboard logic with register read availability signal to reduce instruction issue arbitration latency

Inventors: James Arthur Farrell, Bruce Gieseke
Patented Case View Patent ↗
Granted: Dec 26, 2000 Filed: Jun 2, 1998
Inventors
James Arthur Farrell
Bruce Gieseke
Assignee (at issue)
Compaq Computer Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,167,508
App. No.
09/088,818
Filed
1998-06-02
Granted
2000-12-26
Kind
A