Multiple differential pair transistor architecture having transconductance proportional to bias current for any transistor technology

Granted: Apr 3, 2001 Filed: May 28, 1999

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.