IP Library › Granted Patent US 6,212,615
Granted Patent Utility
US 6,212,615 · App. 08/989,869

Semiconductor circuit having burst counter circuit which is reduced the circuits passing from the clock input terminal to output terminal

Inventor: Hiroyuki Takahashi
Patented Case View Patent ↗
Granted: Apr 3, 2001 Filed: Dec 12, 1997
Inventor
Hiroyuki Takahashi
Assignee (at issue)
NEC CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,212,615
App. No.
08/989,869
Filed
1997-12-12
Granted
2001-04-03
Kind
A