Configuration logic within a PCI compliant bus interface unit which can be selectively disconnected from a clocking source to conserve power

Granted: Jun 5, 2001 Filed: Dec 22, 1997

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.