Reduction of voltage stress across a gate oxide and across a junction within a high voltage transistor of an erasable memory device

Granted: Aug 14, 2001 Filed: Jan 31, 2001

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.