Low-voltage CMOS phase-locked loop (PLL) for high-performance microprocessor clock generation

Granted: Sep 18, 2001 Filed: May 1, 2000

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.