IP Library Granted Patent US 6,313,413
Granted Patent Utility
US 6,313,413 · App. 09/414,584

Wire structure of substrate for layout detection

Inventors: Kun-Ching Chen, Yire-Zine Lee, Yung-I Yeh, Su Tao
Patented Case View Patent ↗
Granted: Nov 6, 2001 Filed: Oct 8, 1999
Inventors
Kun-Ching Chen
Yire-Zine Lee
Yung-I Yeh
Su Tao
Assignee (at issue)
ADVANCED SEMICONDUCTOR ENGINEERING, INC.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,313,413
App. No.
09/414,584
Filed
1999-10-08
Granted
2001-11-06
Kind
A