IP Library › Granted Patent US 6,446,181
Granted Patent Utility
US 6,446,181 · App. 09/541,117

System having a configurable cache/SRAM memory

Inventors: Hebbalalu S. Ramagopal, David B. Witt, Michael S. Allen, Moinul Syed, Ravi Kolagotla, Lawrence A. Booth, Jr., William C. Anderson
Patented Case View Patent ↗
Granted: Sep 3, 2002 Filed: Mar 31, 2000
Inventors
Hebbalalu S. Ramagopal
David B. Witt
Michael S. Allen
Moinul Syed
Ravi Kolagotla
Lawrence A. Booth, Jr.
William C. Anderson
Assignees (at issue)
Intel Corporation
Analog Devices, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,446,181
App. No.
09/541,117
Filed
2000-03-31
Granted
2002-09-03
Kind
B1