IP Library › Granted Patent US 6,462,606
Granted Patent Utility
US 6,462,606 · App. 09/750,378

Circuit and method for input to failsafe “AND” gate

Inventor: Thomas Hajjar
Patented Case View Patent ↗
Granted: Oct 8, 2002 Filed: Dec 28, 2000
Inventor
Thomas Hajjar
Assignee (at issue)
GE Harris Railway Electronics LLC

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,462,606
App. No.
09/750,378
Filed
2000-12-28
Granted
2002-10-08
Kind
B2