IP Library Granted Patent US 6,476,499
Granted Patent Utility
US 6,476,499 · App. 09/499,579

Semiconductor chip, chip-on-chip structure device and assembling method thereof

Inventors: Junichi Hikita, Koji Yamamoto, Isamu Nishimura, Nobuhisa Kumamoto
Patented Case View Patent ↗
Granted: Nov 5, 2002 Filed: Feb 7, 2000
Inventors
Junichi Hikita
Koji Yamamoto
Isamu Nishimura
Nobuhisa Kumamoto
Assignee (at issue)
ROHM CO., LTD.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,476,499
App. No.
09/499,579
Filed
2000-02-07
Granted
2002-11-05
Kind
B1