IP Library Granted Patent US 6,496,917
Granted Patent Utility
US 6,496,917 · App. 09/499,264

Method to reduce memory latencies by performing two levels of speculation

Inventors: Rajasekhar Cherabuddi, Kevin Normoyle, Brian J. McGee, Meera Kasinathan, Anup K. Sharma, Sutikshan Bhutani
Patented Case View Patent ↗
Granted: Dec 17, 2002 Filed: Feb 7, 2000
Inventors
Rajasekhar Cherabuddi
Kevin Normoyle
Brian J. McGee
Meera Kasinathan
Anup K. Sharma
Sutikshan Bhutani
Assignee (at issue)
Sun Microsystems Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,496,917
App. No.
09/499,264
Filed
2000-02-07
Granted
2002-12-17
Kind
B1