IP Library › Granted Patent US 6,614,291
Granted Patent Utility
US 6,614,291 · App. 09/881,950

Low voltage, high speed CMOS CML latch and MUX devices

Inventors: Ji-Cheng Zhao, Kochung Lee, Edwin Chan
Patented Case View Patent ↗
Granted: Sep 2, 2003 Filed: Jun 15, 2001
Inventors
Ji-Cheng Zhao
Kochung Lee
Edwin Chan
Assignee (at issue)
Lattice Semiconductor Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,614,291
App. No.
09/881,950
Filed
2001-06-15
Granted
2003-09-02
Kind
B1