IP Library › Granted Patent US 6,618,314
Granted Patent Utility
US 6,618,314 · App. 10/090,850

Method and architecture for reducing the power consumption for memory devices in refresh operations

Inventors: Timothy Fiscus, David Chapman, Richard Michael Parent
Patented Case View Patent ↗
Granted: Sep 9, 2003 Filed: Mar 4, 2002
Inventors
Timothy Fiscus
David Chapman
Richard Michael Parent
Assignee (at issue)
Cypress Semiconductor Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,618,314
App. No.
10/090,850
Filed
2002-03-04
Granted
2003-09-09
Kind
B1