Method and bus interface employing a memory in an intergrated circuit which is used to link a bus with an application device to be controlled by the bus

Granted: Sep 9, 2003 Filed: Feb 29, 2000

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.