IP Library › Granted Patent US 6,621,292
Granted Patent Utility
US 6,621,292 · App. 10/103,966

Semiconductor integrated circuits with power reduction mechanism

Inventors: Takeshi Sakata, Kiyoo Itoh, Masashi Horiguchi
Patented Case View Patent ↗
Granted: Sep 16, 2003 Filed: Mar 25, 2002
Inventors
Takeshi Sakata
Kiyoo Itoh
Masashi Horiguchi
Assignee (at issue)
HITACHI, LTD.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,621,292
App. No.
10/103,966
Filed
2002-03-25
Granted
2003-09-16
Kind
B2