Transistor device having an isolation structure located under a source region, drain region and channel region and a method of manufacture thereof

Granted: Oct 7, 2003 Filed: Aug 31, 2000

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.