Semiconductor memory device including non-volatile memory cell array having MOS structure in well region formed on semiconductor substrate

Granted: Oct 21, 2003 Filed: Nov 15, 2001

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.