IP Library › Granted Patent US 6,643,204
Granted Patent Utility
US 6,643,204 · App. 10/209,483

Self-time scheme to reduce cycle time for memories

Inventor: Ghasi R. Agrawal
Patented Case View Patent ↗
Granted: Nov 4, 2003 Filed: Jul 31, 2002
Inventor
Ghasi R. Agrawal
Assignee (at issue)
LSI Logic Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,643,204
App. No.
10/209,483
Filed
2002-07-31
Granted
2003-11-04
Kind
B1