Integrated semiconductor memory having memory cells in a plurality of memory cell arrays and method for repairing such a memory

Granted: Nov 18, 2003 Filed: Jul 13, 2001

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.