IP Library › Granted Patent US 6,661,254
Granted Patent Utility
US 6,661,254 · App. 10/021,873

Programmable interconnect circuit with a phase-locked loop

Inventors: Om P. Agrawal, Jinghui Zhu, Kuang Chi, Chienkuang Chen
Patented Case View Patent ↗
Granted: Dec 9, 2003 Filed: Dec 14, 2001
Inventors
Om P. Agrawal
Jinghui Zhu
Kuang Chi
Chienkuang Chen
Assignee (at issue)
Lattice Semiconductor Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,661,254
App. No.
10/021,873
Filed
2001-12-14
Granted
2003-12-09
Kind
B1