IP Library › Granted Patent US 6,665,214
Granted Patent Utility
US 6,665,214 · App. 10/200,330

On-chip erase pulse counter for efficient erase verify BIST (built-in-self-test) mode

Inventors: Ken Cheong Cheah, Edward V. Bautista, Jr., Weng Fook Lee, Boon Tang Teh
Patented Case View Patent ↗
Granted: Dec 16, 2003 Filed: Jul 22, 2002
Inventors
Ken Cheong Cheah
Edward V. Bautista, Jr.
Weng Fook Lee
Boon Tang Teh
Assignee (at issue)
Advanced Micro Devices, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,665,214
App. No.
10/200,330
Filed
2002-07-22
Granted
2003-12-16
Kind
B1