Method of forming an alignment mark structure using standard process steps for forming vertical gate transistors

Granted: Mar 30, 2004 Filed: Dec 20, 2001

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.