IP Library Granted Patent US 6,756,652
Granted Patent Utility
US 6,756,652 · App. 10/455,420

Semiconductor memory device with efficiently laid-out internal interconnection lines

Inventors: Kenji Yano, Teruhiko Amano
Patented Case View Patent ↗
Granted: Jun 29, 2004 Filed: Jun 6, 2003
Inventors
Kenji Yano
Teruhiko Amano
Assignee (at issue)
Renesas Technology Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,756,652
App. No.
10/455,420
Filed
2003-06-06
Granted
2004-06-29
Kind
B2