IP Library Granted Patent US 6,834,328
Granted Patent Utility
US 6,834,328 · App. 10/764,688

Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures

Inventors: Sandhya Dwarkadas, Rajeev Balasubramonian, Alper Buyuktosnoglu, David Albonesi
Patented Case View Patent ↗
Granted: Dec 21, 2004 Filed: Jan 27, 2004
Inventors
Sandhya Dwarkadas
Rajeev Balasubramonian
Alper Buyuktosnoglu
David Albonesi
Assignee (at issue)
University of Rochester

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,834,328
App. No.
10/764,688
Filed
2004-01-27
Granted
2004-12-21
Kind
B2