IP Library Granted Patent US 6,943,765
Granted Patent B2
US 6,943,765 · App. 10/180,339 · Granted Sep 13, 2005

Electro-optical-device driving method, image processing circuit, electronic apparatus, and correction-data generating method

Assignee: Seiko Epson Corp.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,943,765
App. No.
10/180,339
Granted
Sep 13, 2005
Kind
B2
Abstract

Correction tables store correction data. Based on the correction data, a linear interpolation circuit generates data in accordance with a data value of input image data. A latch circuit group latches each piece of output data of the linear interpolation circuit in synchronization with a rising edge of a block signal. A selector selects correction data based on an address signal and outputs the correction data to an adder circuit. The adder circuit adds delayed image data to the selected correction data, thus generating corrected image data. Accordingly, an error among channels, which is caused by phase expansion, can be corrected.

Claims (45)

1. A method for driving an electro-optical device that includes a plurality of switching elements provided corresponding to intersections of a plurality of scanning lines and a plurality of data lines, and a plurality of pixel electrodes provided corresponding to the plurality of switching elements, the method comprising:

correcting an input image signal;

generating a corrected image signal;

splitting the corrected image signal into a plurality of channels;

expanding the time base of the split image signals, whereby phase-expanded image signals, which are phase-expanded into the plurality of channels, are generated;

sequentially selecting the scanning lines; and

supplying, in a period during which each of the scanning lines is selected, the phase-expanded image signals corresponding to the data lines in each block, which include the plurality of data lines,

in the step of generating the corrected image signal, the input image signal is corrected based on a correction signal generated based on an error in each channel, the error occurring when the phase-expanded image signals are generated.

2. A method for driving an electro-optical device that includes a plurality of switching elements provided corresponding to intersections of a plurality of scanning lines and a plurality of data lines, and a plurality of pixel electrodes provided corresponding to the plurality of switching elements, the method comprising:

splitting an input image signal into a plurality of channels;

expanding the time base of the split image signals, whereby phase-expanded image signals, which are phase-expanded into the plurality of channels, are generated;

correcting the phase-expanded image signals based on a correction signal generated based on an error in each channel, the error occurring when the phase-expanded image signals are generated;

sequentially selecting the scanning lines; and

supplying, in a period during which each of the scanning lines is selected, corrected phase-expanded image signals to the corresponding data lines in each block, which include the plurality of data lines.

3. An image processing circuit used in an electro-optical device which includes a plurality of switching elements provided corresponding to intersections of a plurality of scanning lines and a plurality of data lines, and a plurality of pixel electrodes provided corresponding to the plurality of switching elements, the electro-optical device sequentially selecting the scanning lines and applying phase-expanded image signals in each block, which include the plurality of data lines, in a period during which each of the scanning lines is selected, the image processing circuit comprising:

a correction device that generates, in synchronization with a period in which the block is selected, correction signals to correct an error synchronized with the period in which the block is selected, and to correct an input image signal based on the correction signals, whereby a corrected image signal is generated; and

a generation device that splits the corrected image signal into a plurality of channels and that expands the time base of the split image signals, whereby the phase-expanded image signals, which are phase-expanded into the plurality of channels, are generated.

4. The image processing circuit according to claim 3 , the correction device including:

a latch circuit group that latches the correction signals in the period in which the block is selected;

a selection circuit that sequentially selects output signals of the latch circuit group; and

a combining circuit that combines an output signal of the selection circuit with the input image signal, whereby the corrected image signal is generated.

5. The image processing circuit according to claim 3 , the correction device selecting the correction signals in accordance with a direction in which the data lines are selected, and generating the corrected image signal based on the selected correction signal and the input image signal.

6. The image processing circuit according to claim 5 , the correction device including:

a latch circuit group that latches the correction signals in the period in which the block is selected;

a selection circuit that sequentially selects output signals of the latch circuit group based on a control signal indicating the direction in which the data lines are selected; and

a combining circuit that combines an output signal of the selection circuit with the input image signal, whereby the corrected image signal is generated.

7. An electronic apparatus, comprising:

the image processing circuit as set forth in claim 3 ;

a scanning-line driving device that sequentially selects the scanning lines; and

a block driving device that sequentially selects, in a period during which each of the scanning lines is selected, blocks, each including a plurality of data lines, whereby the phase-expanded image signals are supplied to the corresponding data lines belonging to the selected block.

8. An image processing circuit used in an electro-optical device which includes switching elements provided corresponding to intersections of a plurality of scanning lines and a plurality of data lines, and a plurality of pixel electrodes provided corresponding to the plurality of switching elements, the electro-optical device sequentially selecting the scanning lines and applying phase-expanded image signals in each block, which include the plurality of data lines, in a period during which each of the scanning lines is selected, the image processing circuit comprising:

a phase expansion device that phase-expands an input image signal into image signals on a plurality of channels; and

a correction device that generates, in synchronization with a period in which the block is selected, each correction signal to correct an error synchronized with the period in which the block is selected, and to correct each of the image signals, whereby the phase-expanded image signals are generated.

9. The image processing circuit according to claim 8 , the correction device including:

a latch circuit group that latches the correction signals in the period in which the block is selected; and

a plurality of combining circuits that combine each output signal of the latch circuit group with each of the image signals, whereby the phase-expanded image signals are generated.

10. The image processing circuit according to claim 8 , the correction device selecting the correction signals in accordance with a direction in which the data lines are selected, and generating the phase-expanded image signals based on the selected correction signal and each of the image signals.

11. The image processing circuit according to claim 8 , the correction device including:

a latch circuit group that latches the correction signals in the period in which the block is selected;

a plurality of combining circuits that combine output signals of the latch circuit group with each of the image signals, whereby the phase-expanded image signals are generated; and

a supplying circuit that supplies the output signals of the latch circuit group to the plurality of combining circuits based on a control signal indicating a direction in which the data lines are selected.

12. An electronic apparatus, comprising:

the image processing circuit as set forth in claim 8 ;

a scanning-line driving device that sequentially selects the scanning lines; and

a block driving device that sequentially selects blocks, each including a plurality of data lines, in a period during which each of the scanning lines is selected, and that supplies the phase-expanded image signals to the corresponding data lines belonging to the selected block.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 16, 2018
From: SEIKO EPSON CORPORATION
To: 138 EAST LCD ADVANCEMENTS LIMITED
Reel/Frame 046551/0423 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2002
From: AOKI, TORU
To: SEIKO EPSON CORPORATION
Reel/Frame 013338/0149 →
Priority Claims (2)
JP 2001-208476 · Jul 9, 2001 · national
JP 2002-139085 · May 14, 2002 · national
Continuity (1)
Related Publication 20030011585A1 · Jan 16, 2003