Bank command decoder in semiconductor memory device

1. A command decoder, included in a semiconductor memory device, for generating a bank control signal, comprising:

a logic block for receiving an internal precharge signal and a power-up signal and outputting a first signal in response to the internal precharge signal and the power-up signal; and

a latch block for latching an internal active signal and the first signal in order to generate the bank control signal being activated in response to the internal active signal and being inactivated in response to the first signal.

2. The command decoder as recited in claim 1 , further comprising an inverter for inverting the bank control signal outputted from the latch block.

3. The command decoder as recited in claim 1 , wherein the logic block includes:

an inverter for inverting the power-up signal; and

a NOR gate for receiving the internal precharge signal and an output signal of the inverter and outputting a first signal.

4. The command decoder as recited in claim 1 , wherein the latch block includes:

a first NAND gate for receiving the internal active signal; and

a second NAND gate for receiving the first signal and an output signal of the first NAND gate and outputting a result signal as the bank control signal,

wherein the first and second NAND gates are crossly coupled to each other and the result signal is inputted to the first NAND gate.

5. The command decoder as recited in claim 1 , wherein the internal precharge signal is activated if the internal precharge signal is a logic high level.

6. The command decoder as recited in claim 1 , wherein the power-up signal is activated to a logic high level.

7. The command decoder as recited in claim 1 , wherein the internal active signal is activated to a logic low level.

8. The command decoder as recited in claim 1 , wherein the first signal is activated in response to the internal precharge signal after the power-up signal is activated.