IP Library Granted Patent US 7,214,305
Granted Patent B2
US 7,214,305 · App. 10/636,614 · Granted May 8, 2007

Method of manufacturing electronic device

Assignee: Kabushiki Kaisha Toshiba
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,214,305
App. No.
10/636,614
Granted
May 8, 2007
Kind
B2
Abstract

Disclosed is a method of manufacturing an electronic device, comprising forming a concave portion on the surface of a base member, forming an electrically conductive seed layer on that surface of the base member on which a plated film is to be formed, and applying an electrolytic plating treatment with the seed layer used as a common electrode under the condition that a substance for accelerating the electrolytic plating is allowed to be present in the concave portion of the base member in an amount larger than that on the surface of the base member to form a plated film.

Claims (7)

1. A method of manufacturing an electronic device, comprising:

forming a concave portion on the surface of a base member;

forming an electrically conductive seed layer on that surface of the base member on which a plated film is to be formed; and

applying an electrolytic plating treatment with the seed layer used as a common electrode under the condition that a layer of a substance for inhibiting electrolytic plating is formed on the surface of the base member except the concave portion to form a plated film,

wherein the layer of the substance for inhibiting the electrolytic plating is formed by forming a film having a directivity, with the base member held inclined in the film-forming direction.

2. A method of manufacturing an electronic device according to claim 1 , wherein the substance for inhibiting the electrolytic plating is an insulating material.

3. A method of manufacturing an electronic device according to claim 1 , further comprising subjecting the plated film to a chemical mechanical polishing treatment so as to form a buried wiring in the concave portion of the base member.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2004
From: MATSUDA, TETSUO; KANEKO, HISASHI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 014856/0302 →
Priority Claims (1)
JP 2003-136011 · May 14, 2003 · national
Continuity (1)
Related Publication 20040226827A1 · Nov 18, 2004