IP Library › Granted Patent US 7,413,932
Granted Patent B2
US 7,413,932 · App. 11/462,716 · Granted Aug 19, 2008

Power amplifier having high heat dissipation

Assignee: MediaTek Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,413,932
App. No.
11/462,716
Granted
Aug 19, 2008
Kind
B2
Abstract

A power amplifier includes a substrate, a heat sink for dissipating heat, and a heterojunction bipolar transistor (HBT) disposed on the substrate. The HBT includes a collector, a base, and at least an emitter. The power amplifier further includes an emitter electrode directly connecting the heat sink and the emitter of the HBT. The emitter electrode is a flip-chip bump, and the heat sink is a metal layer that sandwiches the HBT with the substrate. Alternatively, the emitter electrode is a backside via that penetrates the substrate, and the heat sink is a metal layer, disposed on the substrate opposite the HBT.

Claims (14)

1. A method for manufacturing a heat dissipating power amplifier integrated circuit, the method comprising:

providing a planar substrate;

providing a heat sink for dissipating heat;

integrally forming a transistor on the substrate, the transistor comprising a collector, a base, and an emitter having an enlarged portion located laterally away from the collector and the base; and

electrically and thermally coupling the heat sink to the enlarged portion of the emitter with an emitter electrode;

wherein in a plane of the substrate, an area of the enlarged portion of the emitter is greater than an area of the emitter electrode, and the enlarged portion of the emitter has a center of area located laterally away from the collector and the base.

2. The method of claim 1 wherein forming the transistor comprises:

disposing a metallization layer on the substrate to form the emitter; and

disposing a second metallization layer to mutually connect emitters.

3. The method of claim 1 further comprising:

electrically grounding the emitter through the emitter electrode and the heat sink.

4. The method of claim 1 further comprising:

arraying a plurality of transistors and a plurality of emitter electrodes to form a functional device.

5. The method of claim 1 wherein the emitter electrode directly connects the heat sink and the enlarged portion of the emitter.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 7, 2006
From: CHO, JIN WOOK; XUE, HONGXI
To: MEDIATEK INC.
Reel/Frame 018058/0945 →
Continuity (3)
Division 1090402700 · Oct 19, 2004
Continuation In Part 1006451400 · Jul 23, 2002
Related Publication 20060279361A1 · Dec 14, 2006