IP Library Granted Patent US 7,547,974
Granted Patent B2
US 7,547,974 · App. 11/640,262 · Granted Jun 16, 2009

Wiring substrate with improvement in tensile strength of traces

Assignee: Powertech Technology Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,547,974
App. No.
11/640,262
Granted
Jun 16, 2009
Kind
B2
Abstract

A wiring substrate with tensile-strength enhanced traces primarily comprises a core layer, a plurality of connecting pads, a plurality of traces, and a solder resist where the connecting pads and the traces are disposed on a top of the core layer. The solder resist is formed over the top of the core layer to cover the traces with the connecting pads partially or completely exposed. Furthermore, the traces have I-shaped cross sections to enhance the tensile strength of the traces.

Claims (25)

1. A wiring substrate comprising:

a core layer;

a plurality of connecting pads disposed on a top of the core layer;

a plurality of traces disposed on the top of the core layer and connecting the connecting pads; and

a solder resist formed over the top of the core layer to cover the traces with the connecting pads exposed;

wherein the traces have I-shaped cross sections.

2. The wiring substrate of claim 1 , wherein each trace has a top surface, a bottom surface, and two indentation sides.

3. The wiring substrate of claim 2 , wherein the indentation sides and the top surfaces are covered by the solder resist.

4. The wiring substrate of claim 2 , further comprising a dielectric layer disposed between the core layer and the dielectric layer to cover the indentation sides of the traces.

5. The wiring substrate of claim 4 , wherein the material of the dielectric layer is similar to that of the solder resist.

6. The wiring substrate of claim 2 , wherein the bottom layer of the traces is attached to the core layer.

7. The wiring substrate of claim 2 , wherein each indentation side has a continuous groove.

8. The wiring substrate of claim 1 , wherein the connecting pads are round.

9. The wiring substrate of claim 1 , wherein parts of the traces are embedded in the core layer.

10. An IC packages comprises the wiring substrate as claim in claim 1 .

11. The IC package of claim 1 , further comprising a plurality of solder balls connecting to the connecting pads.

12. A wiring substrate comprising:

a core layer;

a plurality of connecting pads disposed on a top of the core layer;

a plurality of traces disposed on the top of the core layer and connecting to the connecting pads; and

a solder resist formed over the top of the core layer to cover the traces with the connecting pads exposed;

wherein each trace has a top surface, a bottom surface, and two indentation sides, the indentation sides and the top surfaces are covered by the solder resist.

13. The wiring substrate of claim 12 , wherein parts of the traces are embedded in the core layer.

14. The wiring substrate of claim 12 , wherein the indentation sides have a shape selected from the group consisting of a concaved arc, a concaved “V”, and a concaved “U”.

15. The wiring substrate of claim 12 , wherein each indentation side has a continuous groove.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2006
From: FAN, WEN-JENG
To: POWERTECH TECHNOLOGY INC.
Reel/Frame 018693/0593 →
Continuity (1)
Related Publication 20080142985A1 · Jun 19, 2008