IP Library Granted Patent US 7,596,589
Granted Patent B2
US 7,596,589 · App. 11/104,141 · Granted Sep 29, 2009

Time-mode analog computation circuits and methods

Assignee: University of Florida Research Foundation, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,596,589
App. No.
11/104,141
Granted
Sep 29, 2009
Kind
B2
Abstract

A time-mode analog computation circuit is provided. The time-mode analog computation circuit includes one or more inputs for receiving one or more temporal input signals. The time-mode analog computation circuit further includes circuitry for performing a mathematical operation based on the one or more temporal input signals. A result of the mathematical operation is expressed in a timing of an output signal generated by the circuit.

Claims (37)

1. A time-mode analog computation circuit, comprising:

at least one input for receiving a temporal input signal; and

circuitry for performing a mathematical operation based on the at least one temporal input signal, a result of the mathematical operation being expressed in a timing of an output signal generated by the circuit, wherein the circuitry comprises at least one logic gate having an input for receiving the temporal input signal.

2. The computation circuit of claim 1 , wherein the mathematical operation is selected from a group consisting of a weighted averaging, addition, weighed subtraction, scalar multiplication, maximum value determination, minimum value determination, and threshold difference determination.

3. The computation circuit of claim 1 , wherein the result is a time-based parameter corresponding to a time at which the circuit generates the output signal.

4. The computation circuit of claim 1 , wherein the circuitry comprises:

a capacitor;

at least one current source for charging or discharging the capacitor;

at least one switch responsive to the temporal input signal for controlling the current source; and

at least one comparator for sensing a voltage across the capacitor and comparing the voltage to a threshold voltage;

the output signal being generated by the circuit when the voltage exceeds the threshold voltage.

5. The computation circuit of claim 4 , wherein the at least one logic gate has another input for receiving an output of the at least one comparator.

6. The computation circuit of claim 1 , wherein the temporal input signal comprises a step input.

7. The computation circuit of claim 1 , wherein the output signal comprises a step output.

8. A time-mode analog computation circuit, comprising:

at least one input for receiving a temporal input signal; and

circuitry for performing a mathematical operation based on the at least one temporal input signal, the circuitry comprising

a capacitor,

at least one current source for charging or discharging the capacitor,

at least one switch responsive to the temporal input signal for controlling the current source, and

at least one comparator for sensing a voltage across the capacitor and comparing the voltage to a threshold voltage;

a result of the mathematical operation being expressed as a time-based parameter corresponding to a time at which the circuit generates an output signal, the output signal being generated by the circuit when the voltage exceeds the threshold voltage.

9. The computation circuit of claim 8 , wherein the mathematical operation is selected from a group consisting of a weighted averaging, addition, weighed subtraction, scalar multiplication, maximum value determination, minimum value determination, and threshold difference determination.

10. The computation circuit of claim 8 , further comprising at least one logic gate having a first input for receiving an output of the at least one comparator and a second input for receiving a temporal input signal.

11. The computation circuit of claim 8 , wherein the temporal input signal comprises a step input.

12. The computation circuit of claim 8 , wherein the output signal comprises a step output.

13. A signal processing method, comprising the steps of:

providing at least one temporal input signal;

performing a mathematical operation based on the at least one temporal input signal; and

expressing a result of the mathematical operation in a timing of an output signal.

14. The method of claim 13 , wherein the mathematical operation is selected from a group consisting of a weighted averaging, addition, weighed subtraction, scalar multiplication, maximum value determination, minimum value determination, and threshold difference determination.

15. The method of claim 13 , wherein expressing a result comprises determining a time-based parameter corresponding to a time at which the output signal is generated.

16. The method of claim 13 , wherein the at least one temporal input signal comprises at least two input signals.

17. The method of claim 13 , wherein the at least one temporal input signal comprises a plurality of temporal input signals, and wherein performing a mathematical operation comprises determining a difference be at least one pair of the plurality of temporal input signals.

18. The method of claim 17 , wherein each of the plurality of temporal input signals is an output from a time-based imager, and wherein the difference indicates whether an edge is present in an image.

19. The method of claim 17 , wherein each of the plurality of temporal input signals is an output from a distinct time-based sensor in an array of time-based sensors, and wherein the difference indicates differences between the different signals generated by distinct pairs of time-based sensors.

20. The method of claim 13 , wherein the at least one temporal input signal comprises a step input.

Assignments (4)
CONFIRMATORY LICENSE Recorded Apr 22, 2015
From: UNIVERSITY OF FLORIDA
To: USA AS REPRESENTED BY THE ADMINISTRATOR OF THE NASA
Reel/Frame 035479/0337 →
CONFIRMATORY LICENSE Recorded Jul 10, 2012
From: UNIVERSITY OF FLORIDA
To: NATIONAL SCIENCE FOUNDATION
Reel/Frame 028521/0090 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 19, 2009
From: RAVINUTHULA, VISHNU V.; HARRIS, JOHN G.; FORTES, JOSE A.B.
To: UNIVERSITY OF FLORIDA RESEARCH FOUNDATION, INC.
Reel/Frame 022849/0912 →
CONFIRMATORY LICENSE Recorded Sep 26, 2007
From: UNIVERSITY OF FLORIDA
To: NATIONAL SCIENCE FOUNDATION
Reel/Frame 019879/0829 →
Continuity (2)
Provisional Application 6056135400 · Apr 12, 2004
Related Publication 20050231398A1 · Oct 20, 2005