IP Library Granted Patent US 7,623,122
Granted Patent B2
US 7,623,122 · App. 11/301,749 · Granted Nov 24, 2009

Electro-optical device and electronic apparatus

Assignee: Seiko Epson Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,623,122
App. No.
11/301,749
Granted
Nov 24, 2009
Kind
B2
Abstract

An electra-optical device includes an electra-optical panel having scanning lines, data lines, and pixels corresponding to intersections of the scanning lines and the data lines. First and second scanning line driving circuits output scanning signals to odd-numbered scanning lines and even-numbered scanning lines, respectively. A pixel forming region is located between the first and second scanning line driving circuits. Each of the first and second scanning line driving circuits includes a shift register unit, an output control circuit, and an output buffer unit. The shift register unit sequentially shifts a start pulse based on a clock signal to produce output signals. The output control circuit generates scanning signals based on logical products of the scanning signals from the other of the first and second scanning line driving circuits and the output signals. The output buffer unit outputs the scanning signals to the scanning lines.

Claims (41)

1. An electro-optical device comprising:

an electro-optical panel that includes a plurality of scanning lines, a plurality of data lines, and pixels provided corresponding to intersections of the scanning lines and the data lines;

a first scanning line driving circuit that outputs first scanning signals to odd-numbered scanning lines of the plurality of scanning lines; and

a second scanning line driving circuit that outputs second scanning signals to even-numbered scanning lines of the plurality of scanning lines, the second scanning line driving circuit being opposite to the first scanning line driving circuit with a pixel forming region having the pixels formed therein interposed therebetween,

wherein the first scanning line driving circuit includes:

a first shift register unit that is constituted by cascading a plurality of first shift unit circuits which sequentially shift a start pulse, on the basis of a clock signal, to output first output signals;

a first output control circuit that has a plurality of first calculation unit circuits which are provided corresponding to the first shift unit circuits, the first calculation unit circuits calculating the logical products of the first output signals and the second scanning signals output through the corresponding even-numbered scanning lines from the second scanning line driving circuit to generate the first scanning signals; and

a first output buffer unit that is connected to the odd-numbered scanning lines to output the first scanning signals to the corresponding odd-numbered scanning lines, and

the second scanning line driving circuit includes:

a second shift register unit that is constituted by cascading a plurality of second shift unit circuits which sequentially shift the start pulse, on the basis of the clock signal, to output second output signals;

a second output control circuit that has a plurality of second calculation unit circuits which are provided corresponding to the second shift unit circuits, the second calculation unit circuits calculating the logical products of the second output signals and the first scanning signals output through the corresponding odd-numbered scanning lines from the first scanning line driving circuit to generate the second scanning signals; and

a second output buffer unit that is connected to the even-numbered scanning lines to output the second scanning signals to the corresponding even-numbered scanning lines,

wherein the first output control circuit is provided between the first shift register unit and the first output buffer unit, and

the second output control circuit is provided between the second shift register unit and the second output buffer unit.

2. The electro-optical device according to claim 1 ,

wherein the first and second calculation unit circuits are composed of one of NAND circuits and NOR circuits, respectively.

3. The electro-optical device according to claim 1 ,

wherein the electro-optical panel further includes resistors that are respectively provided between the first output control circuit and the first scanning lines and between the second output control circuit and the second scanning lines.

4. The electro-optical device according to claim 1 ,

wherein the electro-optical panel further includes capacitors that are provided between the first output control circuit and the first scanning lines and between the second output control circuit and the second scanning lines.

5. An electronic apparatus comprising the electro-optical device according to claim 1 .

6. An electro-optical device comprising:

an electro-optical panel that includes a plurality of scanning lines, a plurality of data lines, and pixels provided corresponding to intersections of the scanning lines and the data lines;

a first scanning line driving circuit that outputs first scanning signals to odd-numbered scanning lines of the plurality of scanning lines; and

a second scanning line driving circuit that outputs second scanning signals to even-numbered scanning lines of the plurality of scanning lines, the second scanning line driving circuit being opposite to the first scanning line driving circuit with a pixel forming region having the pixels formed therein interposed therebetween,

wherein the first scanning line driving circuit includes:

a first shift register unit that is constituted by cascading a plurality of first shift unit circuits which sequentially shift a start pulse, on the basis of a clock signal, to output first output signals;

a first output control circuit that has a plurality of first calculation unit circuits which are provided corresponding to the first shift unit circuits, the first calculation unit circuits calculating the logical products of the first output signals and the second scanning signals output through the corresponding even-numbered scanning lines from the second scanning line driving circuit to generate the first scanning signals; and

a first output buffer unit that is connected to the odd-numbered scanning lines to output the first scanning signals to the corresponding odd-numbered scanning lines, and

the second scanning line driving circuit includes:

a second shift register unit that is constituted by cascading a plurality of second shift unit circuits which sequentially shift the start pulse, on the basis of the clock signal, to output second output signals;

a second output control circuit that has a plurality of second calculation unit circuits which are provided corresponding to the second shift unit circuits, the second calculation unit circuits calculating the logical products of the second output signals and the first scanning signals output through the corresponding odd-numbered scanning lines from the first scanning line driving circuit to generate the second scanning signals; and

a second output buffer unit that is connected to the even-numbered scanning lines to output the second scanning signals to the corresponding even-numbered scanning lines,

wherein the electro-optical panel further includes delay circuits that are respectively provided between the first output control circuit and the first scanning lines and between the second output control circuit and the second scanning lines.

7. The electro-optical device according to claim 6 ,

wherein the first and second calculation unit circuits are composed of one of NAND circuits and NOR circuits, respectively.

8. The electro-optical device according to claim 6 ,

wherein the electro-optical panel further includes resistors that are respectively provided between the first output control circuit and the first scanning lines and between the second output control circuit and the second scanning lines.

9. The electro-optical device according to claim 6 ,

wherein the electro-optical panel further includes capacitors that are provided between the first output control circuit and the first scanning lines and between the second output control circuit and the second scanning lines.

10. An electronic apparatus comprising the electro-optical device according to claim 6 .

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 11, 2016
From: SEIKO EPSON CORPORATION
To: INTELLECTUALS HIGH-TECH KFT
Reel/Frame 039300/0295 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 11, 2016
From: INTELLECTUALS HIGH-TECH KFT
To: SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 039301/0043 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 13, 2005
From: FUJITA, SHIN
To: SEIKO EPSON CORPORATION
Reel/Frame 017320/0926 →
Priority Claims (1)
JP 2004-361002 · Dec 14, 2004 · national
Continuity (1)
Related Publication 20060139288A1 · Jun 29, 2006