IP Library Granted Patent US 7,650,546
Granted Patent B2
US 7,650,546 · App. 11/378,839 · Granted Jan 19, 2010

Flexible JTAG architecture

Assignee: Alcatel Lucent
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,650,546
App. No.
11/378,839
Granted
Jan 19, 2010
Kind
B2
Abstract

A circuit comprises two or more chains of components, each chain comprising a plurality of components serially connected by designated pins on each component and at least one chain including one or more components of another chain, the designated pins being designated for data for one or more specific purposes. A selector is included for selecting one chain from the two or more chains over which to data is to be sent. Another circuit comprises a chain of components serially connected by designated pins on each component, and two or more controllers, each controller capable of controlling the chain for one or more of the specific purposes. A wiring board for implementing the circuit is also provided.

Claims (29)

1. A circuit comprising:

two or more chains of components, each chain comprising a plurality of components serially connected by designated pins on each component and at least one chain including one or more components of another chain of the two or more chains, the designated pins being designated for data for one or more purposes; and

a selector for selecting one chain from the two or more chains over which data is to be sent.

2. The circuit of claim 1 , wherein at least one of the two or more chains is controllable by any one of a plurality of controllers.

3. The circuit of claim 1 , wherein at least one of the two or more chains is a JTAG (Joint Test Action Group) chain.

4. The circuit of claim 3 , wherein one or more component in the at least one chain is compliant with IEEE Standard 1149.1.

5. The circuit of claim 3 , comprising a multiplexer for directing TMS (Test Mode Select) signals to the components of the selected chain.

6. The circuit of claim 1 , comprising a director for directing the data to the selected chain.

7. The circuit of claim 6 , wherein the director comprises one or more multiplexers.

8. The circuit of claim 1 , further comprising a bypass circuit for bypassing a component.

9. The circuit of claim 1 , wherein one of the two or more chains comprises fewer components than another of the two or more chains.

10. The circuit of claim 1 , further comprising a circuit board on which the components are mounted.

11. The circuit of claim 1 , wherein the selector for selecting the chain over which data is to be sent is located on a connector device.

12. The circuit of claim 1 , wherein the purposes are selected from a group consisting of: combinational testing; interconnect testing; programming; analysis; and debugging.

13. A circuit comprising:

a first chain of components serially connected by designated pins on each component, the designated pins being designated for data for one or more purposes;

two or more controllers connected to the first chain,

wherein the first chain is controllable by each controller for one or more of the purposes;

a plurality of chains of components, each chain comprising a plurality of components serially connected by designated pins on each component and at least one chain including one or more components of another chain of the plurality of chains, the plurality of chains including the first chain; and

a selector for selecting one chain from the plurality of chains over which data is to be sent.

14. The circuit of claim 13 , wherein the first chain comprises at least one of the controllers, the controller being serially connected to the components.

15. The circuit of claim 13 , wherein at least one of the controllers is an external source connected to the first chain via a connector device.

16. The circuit of claim 13 , wherein the controllers are selected from a group consisting of an FPGA (Field Programmable Gate Array); a processor; and a dedicated JTAG (Joint Test Action Group) controller.

17. The circuit of claim 13 , wherein the first chain is a JTAG (Joint Test Action Group) chain.

18. A wiring board, comprising:

slots for a plurality of components;

two or more serial circuits, each serial circuit connecting slots for two or more components in series through designated pin positions on each slot and one circuit of the two or more serial circuits including one or more slots from another circuit of the two or more serial circuits; and

a selector slot for a selector for selecting one of the two or more serial circuits over which data is to be sent.

19. The wiring board of claim 18 , wherein the selector slot comprises positions for an input pin for receiving a signal to send data over a selected serial circuit from the two or more serial circuits and an output pin for directing the data over the selected chain.

Assignments (10)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 28, 2021
From: PROVENANCE ASSET GROUP LLC
To: RPX CORPORATION
Reel/Frame 059352/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 30, 2021
From: CORTLAND CAPITAL MARKETS SERVICES LLC
To: PROVENANCE ASSET GROUP HOLDINGS LLC; PROVENANCE ASSET GROUP LLC
Reel/Frame 058983/0104 →
RELEASE OF SECURITY INTEREST Recorded Nov 30, 2021
From: NOKIA US HOLDINGS INC.
To: PROVENANCE ASSET GROUP HOLDINGS LLC; PROVENANCE ASSET GROUP LLC
Reel/Frame 058363/0723 →
ASSIGNMENT AND ASSUMPTION AGREEMENT Recorded Feb 14, 2019
From: NOKIA USA INC.
To: NOKIA US HOLDINGS INC.
Reel/Frame 048370/0682 →
SECURITY INTEREST Recorded Sep 13, 2017
From: PROVENANCE ASSET GROUP HOLDINGS, LLC; PROVENANCE ASSET GROUP LLC
To: NOKIA USA INC.
Reel/Frame 043879/0001 →
SECURITY INTEREST Recorded Sep 13, 2017
From: PROVENANCE ASSET GROUP HOLDINGS, LLC; PROVENANCE ASSET GROUP, LLC
To: CORTLAND CAPITAL MARKET SERVICES, LLC
Reel/Frame 043967/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 13, 2017
From: NOKIA TECHNOLOGIES OY; NOKIA SOLUTIONS AND NETWORKS BV; ALCATEL LUCENT SAS
To: PROVENANCE ASSET GROUP LLC
Reel/Frame 043877/0001 →
CHANGE OF NAME Recorded Nov 24, 2009
From: ALCATEL
To: ALCATEL LUCENT
Reel/Frame 023563/0587 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATES FOR JOHN MADSEN AND RICHARD GRIEVE PREVIOUSLY RECORDED ON REEL 017734 FRAME 0994. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT OF INTEREST. Recorded Sep 12, 2006
From: MADSEN, JOHN; PIKE, DION; GRIEVE, RICHARD
To: ALCATEL
Reel/Frame 018232/0223 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 5, 2006
From: MADSEN, JOHN; PIKE, DION; GRIEVE, RICHARD
To: ALCATEL
Reel/Frame 017734/0994 →
Continuity (1)
Related Publication 20070219032A1 · Sep 20, 2007