IP Library Granted Patent US 7,671,621
Granted Patent B2
US 7,671,621 · App. 12/037,784 · Granted Mar 2, 2010

Closed loop feedback control of integrated circuits

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,671,621
App. No.
12/037,784
Granted
Mar 2, 2010
Kind
B2
Abstract

Systems and methods for closed loop feedback control of integrated circuits. In one embodiment a plurality of controllable inputs to an integrated circuit is adjusted to achieve a predetermined value of a dynamic operating indicator of the integrated circuit. An operating condition of an integrated circuit is controlled via closed loop feedback based on dynamic operating indicators of the integrated circuit's behavior.

Claims (24)

1. A method of operating an integrated circuit, said method comprising:

measuring a dynamic operating indicator of said integrated circuit; and

adjusting a plurality of controllable inputs to said integrated circuit to change a value of said dynamic operating indicator of said integrated circuit,

wherein said plurality of controllable inputs comprises a body bias voltage.

2. A method as described in claim 1 further comprising accessing said predetermined value from a computer usable media.

3. A method as described in claim 2 further comprising periodically repeating said measuring and said adjusting.

4. A method as described in claim 1 wherein said plurality of controllable inputs comprises an operating voltage of said integrated circuit.

5. A method as described in claim 1 wherein said body bias voltage comprises a voltage applied to an n type metal oxide semiconductor device of said integrated circuit.

6. A method as described in claim 1 wherein said body bias voltage comprises a voltage applied to a p type metal oxide semiconductor device of said integrated circuit.

7. A method as described in claim 1 further comprising determining said predetermined value of a dynamic operating indicator of said integrated circuit.

8. A method as described in claim 7 further comprising storing said predetermined value of a dynamic operating indicator of said integrated circuit in a computer usable media.

9. A method as described in claim 2 wherein said dynamic operating indicator indicates a gate delay of said integrated circuit.

10. A method as described in claim 2 wherein said dynamic operating indicator indicates an off current of said integrated circuit.

11. A method as described in claim 2 wherein said dynamic operating indicator indicates a gate leakage of said integrated circuit.

12. A method as described in claim 2 wherein said dynamic operating indicator indicates a relative behavior of NMOS devices and PMOS devices of said integrated circuit.

13. A system for operating an integrated circuit, said system comprising:

circuitry for measuring a current dynamic operation indicator of said integrated circuit; and

a feedback loop coupled to said circuitry, said feedback loop for controlling a dynamic operating indicator of said integrated circuit toward a desirable value of said dynamic operating indicator by controlling a plurality of controllable inputs to said integrated circuit,

wherein said plurality of controllable inputs comprises a body bias voltage.

14. A system as described in claim 13 further comprising a computer usable media to store said predetermined value of said dynamic operating indicator.

15. A system as described in claim 13 wherein said plurality of controllable inputs comprises an operating voltage of said integrated circuit.

16. A system as described in claim 13 wherein said body bias voltage comprises a voltage applied to an n type metal oxide semiconductor device of said integrated circuit.

17. A system as described in claim 13 wherein said body bias voltage comprises a voltage applied to a p type metal oxide semiconductor device of said integrated circuit.

18. A system as described in claim 13 wherein said dynamic operating indicator indicates a gate delay of said integrated circuit.

Assignments (6)
CHANGE OF NAME Recorded Mar 4, 2022
From: FACEBOOK, INC.
To: META PLATFORMS, INC.
Reel/Frame 059320/0484 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 14, 2022
From: KONIARIS, KLEANTHES G.; BURR, JAMES B.
To: TRANSMETA CORPORATION
Reel/Frame 058996/0863 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2019
From: INTELLECTUAL VENTURES ASSETS 88 LLC
To: FACEBOOK, INC.
Reel/Frame 048136/0179 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2018
From: INTELLECTUAL VENTURES HOLDING 81 LLC
To: INTELLECTUAL VENTURES ASSETS 88 LLC
Reel/Frame 047014/0629 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR'S NAME PREVIOUSLY RECORDED AT REEL: 036711 FRAME: 0160. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 6, 2015
From: INTELLECTUAL VENTURES FUNDING LLC
To: INTELLECTUAL VENTURES HOLDING 81 LLC
Reel/Frame 036797/0356 →
MERGER Recorded Sep 29, 2015
From: INTELLECTUAL VENTURE FUNDING LLC
To: INTELLECTUAL VENTURES HOLDING 81 LLC
Reel/Frame 036711/0160 →