IP Library Granted Patent US 7,749,566
Granted Patent B2
US 7,749,566 · App. 12/166,295 · Granted Jul 6, 2010

Plate with an indicator for discerning among pre-identified probe holes in the plate

Assignee: Circuit Check
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,749,566
App. No.
12/166,295
Granted
Jul 6, 2010
Kind
B2
Abstract

Disclosed is a system and method for providing an effective means for making it easy to identify which holes in an interface plate are to be populated with probes and which are to be left empty. This identification of holes or apertures in a plate is used most commonly an electrical probe testing plates where a probe array is set up and inserted though the plate. The problem is that it is very difficult to double check to see if all probes are installed. With a two-tone color identifier (or other techniques disclosed herein) it is easy to visually or machine read the probe plate for probe installation errors. The method employs coating the plate with a colorant and ablating colorant adjacent holes, which are either populated or empty, the difference being easy to spot.

Claims (21)

1. A method of identifying specific holes in a non circuit board interface guiding plate said plate intended to receive contact pins to pass through said specific holes, the method comprising

a) making a probe plate having first and second determined colorants the first colorant atop the second at least surrounding each of said holes;

b) removing the first colorant generally circumferentially around selected holes which are to be left populated or conversely unpopulated with pins, so that holes can be distinguished from each other;

c) populating as a group either the selected or unselected holes with pins; and

d) visually verifying that holes which are to be populated with pins are present in the appropriate holes and absent in all others as determined by the presence or absence of colorant.

2. The method of claim 1 wherein the colorants are visually distinguishable by contrast from the predetermined surface color and wherein the step of removing said colorant is ablation.

3. The method of claim 1 wherein the colorant are visually distinguishable by contrast from the predetermined first and second colorants and wherein the step of removing said colorant is countersinking by drilling.

4. The method of claim 1 wherein the first and second colorants are visually distinguishable by contrast from the predetermined surface color and wherein the step of removing said colorant is lasering.

5. The method of claim 1 wherein the holes which have the colorant removed are populated with pins.

6. The method of claim 1 wherein the holes which do not have the colorant removed are populated with pins.

7. The method of claim 1 wherein the holes are drilled into the plate in a regular matrix of rows and columns.

8. A method of identifying specific holes in a non circuit board interface guiding plate having a surface of first predetermined surface color, said plate intended to receive contact pins to pass through specific holes, the method comprising:

a) forming a plurality of holes in the interface plate to form columns and rows of holes, some which will be populated by probes;

b) overcoating said surface with a coating having a second predetermined surface color, said overcoating second color being different from said plate surface color;

c) determining which of the holes in the matrix are to be identified for populating with said contact pins; and

d) removing said overcoating around such holes as are determine to be populated; so that visual inspect of the plate will easily identify holes intended to be populated or left unpopulated by the lack of overcoating adjacent said holes.

9. The method of claim 8 further including populating on the holes where the overcoating is removed.

10. The method of claim 8 further including populating on the holes where the overcoating is not removed.

11. The method of claim 8 wherein the overcoating is removed by countersink drilling of selected holes.

12. The method of claim 8 wherein the overcoating is removed by abating.

13. The method of claim 8 wherein the overcoating is removed by lasering.

Assignments (2)
SECURITY INTEREST Recorded Feb 9, 2024
From: CIRCUIT CHECK, INC.
To: CIBC BANK USA
Reel/Frame 066430/0721 →
SECURITY INTEREST Recorded Dec 28, 2015
From: CIRCUIT CHECK, INC.
To: THE PRIVATEBANK AND TRUST COMPANY
Reel/Frame 037363/0104 →
Continuity (3)
Division 1113062500 · May 16, 2005
Provisional Application 6057231500 · May 18, 2004
Related Publication 20080268556A1 · Oct 30, 2008