IP Library › Granted Patent US 7,830,743
Granted Patent B2
US 7,830,743 · App. 12/353,070 · Granted Nov 9, 2010

Sequential access memory method

Assignee: Aptina Imaging Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,830,743
App. No.
12/353,070
Granted
Nov 9, 2010
Kind
B2
Abstract

A sequential access memory (“SAM”) device, system and method is provided that includes a memory array configured to store a group of bytes on each of a plurality of rows. A plurality of bit-lines transfer each of the group of bytes into and out of the memory array, and a pre-charging unit is configured to pre-charge the plurality of bit-lines once per each transfer of one of the group of bytes into or out of one of the plurality of rows. The device operates by accessing a memory array in a SAM device by activating a selected row in the memory array, pre-charging a plurality of bit-lines that provide access to the memory array, and accessing the memory array before the plurality of bit-lines are pre-charged a second time.

Claims (17)

1. A method of storing image data in a sequential memory, comprising:

activating a selected row of memory cells in the sequential memory;

generating a pre-charge signal once for a plurality of bit-lines for the selected row; and

sequentially transferring a plurality of bytes of the image data along the selected row of memory cells, wherein generating the pre-charge signal comprises using a write-pre-charge signal prior to sequentially transferring the plurality of bytes of the image data to the memory cells along the selected row.

2. The method of claim 1 , wherein sequentially transferring the plurality of bytes comprises multiplexing the plurality of bytes of the image data across the selected row in the sequential memory.

3. The method of claim 1 , wherein activating the selected row comprises using an address unit row pointer to activate the selected row prior to the pre-charging of the plurality of bit-lines.

4. The method of claim 1 , wherein sequentially transferring the plurality of bytes comprises using a signal decoder and driver unit configured to transfer one of the plurality of bytes into the selected row of the sequential memory once per each pre-charging of the plurality of bit-lines.

5. The method of claim 1 , wherein sequentially transferring the plurality of bytes comprises generating a write-column signal to direct a byte of the plurality of bytes to selected ones of the memory cells within the selected row.

6. A method of storing image data from an imaging device, comprising:

receiving a sequential plurality of bytes of image data;

simultaneously pre-charging bit-lines on a selected row of memory cells; and

writing the sequential plurality of bytes of image data across the selected row of memory cells, wherein simultaneously pre-charging the bit-lines on the selected row of memory cells comprises using a write-pre-charge signal prior to writing the sequential plurality of bytes of the image data across the selected row of memory cells.

7. The method of claim 6 , wherein writing of the sequential plurality of bytes occurs before a subsequent pre-charging of bit-lines of another selected row.

8. The method of claim 6 , wherein writing the sequential plurality of bytes comprises multiplexing the sequential plurality of bytes of the image data across the selected row of memory cells.

9. The method of claim 6 , wherein when the sequential plurality of bytes of imaging data exceeds a capacity of the selected row of memory cells, the method further comprising:

repeating the simultaneous pre-charging of the bit-lines for a different selected row of memory cells; and

writing at least a portion of remaining ones of the sequential plurality of bytes of the image data across the different selected row of memory cells.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 17, 2016
From: WARNER, DAVID J.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 040356/0080 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 12, 2009
From: MICRON TECHNOLOGY, INC.
To: APTINA IMAGING CORPORATION
Reel/Frame 022821/0880 →
Continuity (2)
Continuation 1092330600 · Aug 20, 2004
Related Publication 20090122629A1 · May 14, 2009