IP Library Granted Patent US 8,008,710
Granted Patent B2
US 8,008,710 · App. 12/501,142 · Granted Aug 30, 2011

Non-volatile semiconductor storage device

Assignee: Kabushiki Kaisha Toshiba
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,008,710
App. No.
12/501,142
Granted
Aug 30, 2011
Kind
B2
Abstract

A memory string has a semiconductor layer with a joining portion that is formed to join a plurality of columnar portions extending in a vertical direction with respect to a substrate and lower ends of the plurality of columnar portions. First conductive layers are formed in a laminated fashion to surround side surfaces of the columnar portions and an electric charge storage layer, and function as control electrodes of memory cells. A second conductive layer is formed around the plurality of columnar portions via a gate insulation film, and functions as control electrodes of selection transistors. Bit lines are formed to be connected to the plurality of columnar portions, respectively, with a second direction orthogonal to a first direction taken as a longitudinal direction.

Claims (50)

1. A non-volatile semiconductor storage device comprising a plurality of memory strings, each having a plurality of electrically rewritable memory cells and selection transistors connected in series,

each of the memory strings comprising:

a semiconductor layer having a plurality of columnar portion and a joining portion, the plurality of columnar portions extending in a vertical direction with respect to a substrate, the joining portion being formed to join lower ends of the plurality of columnar portions with a first direction taken as a longitudinal direction;

an electric charge storage layer formed to surround side surfaces of the columnar portions;

a plurality of first conductive layers with a plurality of stacked layers formed to surround side surfaces of the columnar portions and the electric charge storage layer, the first conductive layers functioning as control electrodes of the memory cells;

a second conductive layer formed around the plurality of columnar portions aligned in the first direction via a gate insulation film, with the first direction taken as a longitudinal direction, the second conductive layer functioning as control electrodes of the selection transistors; and

bit lines formed to be connected to the plurality of columnar portions, respectively, with a second direction orthogonal to the first direction taken as a longitudinal direction.

2. The semiconductor storage device according to claim 1 , further comprising:

a back gate layer formed in contact with the joining portion via an insulation film, and functioning as a control electrode of a back gate transistor formed in the joining portion.

3. The semiconductor storage device according to claim 1 , wherein

the first conductive layers are plate-like electrodes that are commonly connected to the plurality of memory strings arranged in a two-dimensional manner on the substrate.

4. The semiconductor storage device according to claim 3 , wherein

the second conductive layer is formed in a stripe pattern, with the first direction taken as a longitudinal direction.

5. The semiconductor storage device according to claim 1 , wherein

the memory cells that are formed along at least one of the plurality of columnar portions included in one of the memory strings are always kept at erase states.

6. The semiconductor storage device according to claim 5 , further comprising:

a back gate layer formed in contact with the joining portion via an insulation film, and functioning as a control electrode of a back gate transistor formed in the joining portion.

7. The semiconductor storage device according to claim 5 , wherein

the first conductive layers are plate-like electrodes that are commonly connected to the plurality of memory strings arranged in a two-dimensional manner on the substrate.

8. The semiconductor storage device according to claim 5 , wherein

the second conductive layer is formed in a stripe pattern, with the first direction taken as a longitudinal direction.

9. The semiconductor storage device according to claim 1 , wherein

at least one of the plurality of columnar portions included in one of the memory strings is a compound containing a metal element.

10. The semiconductor storage device according to claim 1 , wherein

the semiconductor layer has a hollow therein, and includes an internal insulation layer formed to fill the hollow.

11. A non-volatile semiconductor storage device comprising a plurality of memory strings, each having a plurality of electrically rewritable memory cells and selection transistors connected in series,

each of the memory strings comprising:

a semiconductor layer having a plurality of columnar portion and a joining portion, the plurality of columnar portions extending in a vertical direction with respect to a substrate, the joining portion being formed to join lower ends of the plurality of columnar portions with a first direction taken as a longitudinal direction;

an electric charge storage layer formed to surround side surfaces of the columnar portions;

a plurality of first conductive layers formed in a laminated fashion to surround side surfaces of the columnar portions and the electric charge storage layer, the first conductive layers functioning as control electrodes of the memory cells;

a second conductive layer formed around the three columnar portions aligned in the first direction via a gate insulation film, with the first direction taken as a longitudinal direction, the second conductive layer functioning as control electrodes of the selection transistors; and

bit lines formed to be connected to the three columnar portions, respectively, with a second direction orthogonal to the first direction taken as a longitudinal direction.

12. The semiconductor storage device according to claim 11 , further comprising:

a back gate layer formed in contact with the joining portion via an insulation film, and functioning as a control electrode of a back gate transistor formed in the joining portion.

13. The semiconductor storage device according to claim 11 , wherein

the first conductive layers are plate-like electrodes that are commonly connected to the plurality of memory strings arranged in a two-dimensional manner on the substrate.

14. The semiconductor storage device according to claim 13 , wherein

the second conductive layer is formed in a stripe pattern, with the first direction taken as a longitudinal direction.

15. The semiconductor storage device according to claim 11 , wherein

the memory cells that are formed along at least one of the three columnar portions included in one of the memory strings are always kept at erase states.

16. The semiconductor storage device according to claim 15 , further comprising:

a back gate layer formed in contact with the joining portion via an insulation film, and functioning as a control electrode of a back gate transistor formed in the joining portion.

17. The semiconductor storage device according to claim 15 , wherein

the first conductive layers are plate-like electrodes that are commonly connected to the plurality of memory strings arranged in a two-dimensional manner on the substrate.

18. The semiconductor storage device according to claim 15 , wherein

the second conductive layer is formed in a stripe pattern, with the first direction taken as a longitudinal direction.

19. The semiconductor storage device according to claim 11 , wherein

at least one of the three columnar portions included in one of the memory strings is a compound containing a metal element.

20. The semiconductor storage device according to claim 11 , wherein

the semiconductor layer has a hollow therein, and includes an internal insulation layer formed to fill the hollow.

Assignments (5)
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043709/0035 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 13, 2009
From: FUKUZUMI, YOSHIAKI; KATSUMATA, RYOTA; KITO, MASARU; KIDOH, MASARU; TANAKA, HIROYASU; ISHIDUKI, MEGUMI; KOMORI, YOSUKE; AOCHI, HIDEAKI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 022944/0216 →
Priority Claims (1)
JP 2008-207655 · Aug 12, 2008 · national
Continuity (1)
Related Publication 20100038703A1 · Feb 18, 2010